# Low-power Circuit Techniques for Wireless Terminals in Wide Area Ubiquitous Network

## Mitsuru Harada<sup>†</sup>, Akihiro Yamagishi, Mamoru Ugajin, Mitsuo Nakamura, Kenji Suzuki, and Yuichi Kado

### Abstract

This paper describes methods for reducing power consumption in terminals for the wide area ubiquitous network (WAUN). The importance of low-power operation and the impact of intermittent operation on terminal power consumption are discussed. A multithreshold CMOS (complementary metal oxide semiconductor) circuit scheme and a fast-locking phase-locked loop circuit scheme that greatly reduce the power consumption are presented. These techniques can extend battery life significantly.

#### 1. Introduction

A simplified block diagram of a terminal for the wide area ubiquitous network (WAUN) [1] is shown in Fig. 1. The terminal consists of radio frequency (transmitter (Tx) and receiver (Rx)) circuits, a phaselocked loop (PLL), a clock, baseband digital circuits, a battery, an interface for a sensor or actuator, and an antenna. To make a low-cost terminal, we must integrate almost all of the active circuits into a singlechip LSI (large-scale integrated circuit). Integrated wireless transceiver LSI technology makes it possible to eliminate many external components, so it is promising for making small, low-cost terminals. Components that cannot be integrated are the battery, sensor or actuator, and antenna. The antenna can be built on a board together with the LSI because the designed antenna gain is -15 dBi, which can be attained by using a printed pattern on the board. The interface to the sensor or actuator is typically a serial one having a low bit rate such as 9600 bit/s. Provided that it is small, a sensor or an actuator (for example, a singlechip temperature sensor) can be built on the terminal's board through customization of the interface. Thanks to its small size, a WAUN terminal containing a sensor or actuator could be installed in various places. On the other hand, if the sensor or actuator has complex functions and is not small, the WAUN terminal should be built into the sensor or actuator and could be connected using an adapter that converts the protocols used by the sensor/actuator and WAUN terminal. In this case, the WAUN terminal itself must be small enough to build into another device. Minimizing WAUN terminal size is therefore very important regardless of whether the sensor or actuator is simple or large and complex. Our target size for WAUN terminals is 10 cm<sup>3</sup> or less. The main obstacle to such miniaturization is the size of the battery. In WAUN, an extremely large number of terminals will be widely distributed in various environments, including outdoors. Thus, the terminals must have small power supplies, such as coin batteries or thin-film batteries with a life of several years because the batteries cannot be recharged or replaced. Thus, lowering power consumption (and hence decreasing battery size) is a crucial issue in WAUN terminal development.

<sup>†</sup> NTT Microsystem Integration Laboratories Atsugi-shi, 243-0198 Japan Email: haradam@aecl.ntt.co.jp




Fig. 1. Simplified block diagram of a WAUN terminal.




Fig. 2. Intermittent operation.

#### 2. Intermittent operation

Clearly, extremely low-power operation of WAUN terminals cannot be attained with continuous operation. Therefore, we must consider intermittent operation at the cost of response time. Fortunately, WAUN services do not always need the quick response that mobile phone services do. This points to the possibility that the averaged power consumption could be reduced by decreasing the activity ratio, which, owing to the intermittent operation, could be set several orders of magnitude lower than that in cellular phone systems. Typical intermittent operation is shown in Fig. 2, where Pact and Pstb represent the power consumption in the active and standby periods and Tact and Tstb are the lengths of the active and standby periods. Average power consumption Pav is calculated as

$$Pav = Ract \times Pact + Pstb.$$
(1)

Here, the activity ratio Ract is defined as Tact/(Tact + Tstb), which is an important parameter in this paper. For example, if we assume that Tact is 10 ms and Tstb is 100 s, then Pav and Ract and become 5  $\mu$ W and 1 × 10<sup>-4</sup>, respectively. Here, we assume that Pact is 50 mW, which is thought to be a typical value for low-power wireless terminals. Note that the calculation is valid only if Pstb is small enough: it must be less than

a few microwatts. On the basis of this calculation, we plot in **Fig. 3** the battery lifetimes of various batteries acceptable for WAUN terminals, where an acceptable battery is considerably smaller than the target terminal size of 10 cm<sup>3</sup>. It is clear that the activity ratio should be set sufficiently low to obtain a battery life of several years. In Fig. 3, we assume that (Tact + Tstb) is a constant with a value of 100 s, which corresponds to the interval of intermittent operation. Thus, if we want to decrease Ract, we must decrease Tact. To enable a thin-film battery to be used for a WAUN terminal, Tact should be as short as 1 ms.

The above scenario, in which Pstb is negligible and Tact can be shortened to 1 ms, is rather an ideal one and actually beyond the capability of conventional technology. Considering these points, the next two sections describe two key techniques—a multithreshold complementary metal oxide semiconductor (MTCMOS) [2] circuit scheme for reducing Pstb and a fast-locking PLL circuit scheme for reducing Tact.

#### 3. MTCMOS

Power consumption is generally expected to be proportional to the activity ratio Ract. However, we cannot rely on this expectation for our target Ract because static leakage current could become the dominant component of the power consumption. It





Fig. 3. Battery lifetimes for various battery types with activity ratio as a parameter.



Average power consumption (mW)

Fig. 4. Power consumption of WAUN terminal and its lower limit determined by leakage current.

will be very difficult to achieve the target Ract by using conventional CMOS circuit technologies. The target Ract and the target leakage level are shown in **Fig. 4**, where we again assume that power consumption during the active period is 50 mW. In some cases, a terminal should have a kind of slow clock that continues to operate during standby, which could affect the standby power. However, slow-clock circuits usually consist of a small number of gates, which can have a fairly small current consumption of  $0.1 \,\mu\text{A}$  [4]. On the other hand, the main circuits in wireless terminals have a large number of gates because they must provide complicated functions. Consequently, their leakage power is large. In addition, the static leakage always increases by one or two orders of magnitude when the ambient temperature rises from room temperature to about 85°C [5]. Since outdoor terminals may be set at various points, robustness against environmental temperature is a major issue. This means that we must keep the leakage low with a margin of at least two orders of magnitude. One of the most promising solutions is MTCMOS on silicon-on-insulator (SOI) technology [2], [3]. In this technology, lowand high-threshold-voltage MOSFETs (metal oxide




Fig. 5. MTCMOS circuit scheme. A continuously operating slow clock is directly connected to V<sub>DD</sub>.




Fig. 6. Measured leakage current of the fabricated power switch as a function of temperature.

semiconductor field effect transistors) are integrated in a single LSI. The low-threshold-voltage ones enhance speed performance, especially in RF circuits, while the high-threshold-voltage ones suppress standby leakage current during the sleep period. A power-switch transistor supplies the operating current to circuits in the active mode and cuts the leakage current in the sleep mode. The basic MTCMOS circuit scheme for wireless terminals is shown in **Fig. 5**. The main circuits are composed of MOSFETs with a low threshold voltage. The power terminals of the transistors are not connected directly to the power supply lines (V<sub>DD</sub>), but rather to *virtual* power supply lines (V<sub>DDV</sub>). The real and virtual power lines are linked by a power-switch MOSFET, whose threshold voltage is high enough to make the standby leakage current extremely low when the switch is off. We experimentally examined the leak-cut performance using a power switch fabricated in a CMOS/SOI LSI, which exhibited leakage of less than 1 nA at room temperature with sufficiently high current drivability of more than 30 mA. Its measured leakage current is shown in **Fig. 6** as a function of temperature. These results indicate that this switch has a sufficiently large margin to achieve the target maximum leakage current of 1  $\mu$ A.

#### 4. Fast-locking PLL circuit

In WAUN terminals, the active duration must be as short as possible to further lower the power, as explained in section 2. We can arrange protocols so that both the receiving (Rx) and transmitting (Tx) periods are decreased to slightly less than 1 ms, which seems to be the lower limit because it corresponds to a few symbols in the WAUN radio signal. Intermittent operation for carrier sensing is an example of such a short period. If the startup time of circuits becomes comparable to the Rx and Tx periods, power consumption in the startup period cannot be neglected. It is clear that the startup time must be much shorter than the active period. The most critical circuit is the PLL circuit, which generally has the longest acquisition time among RF circuits. Thus, we must develop a fast-locking PLL frequency synthesizer.

For a PLL, when the damping factor  $\zeta$  is constant, the acquisition time Tacq is inversely proportional to the natural angular frequency  $\omega n$  [6]. Although




Fig. 7. Block diagram of our new PLL.

increasing on is effective for obtaining a short acquisition time, a large on causes a large phase noise. An effective way to release the PLL from this restriction is to control on according to the operating state (acquisition or tracking). This is because a large phase noise is acceptable in the acquisition state when no data signal is being transferred. Methods for controlling on by switching loop circuits with analog blocks such as a loop filter have been introduced [7]–[9]. However, when the transmission gate transistor is switched, electrons that have accumulated in the transmission gate capacitor during the acquisition state are discharged, which leads to a fluctuation in the voltage of the loop filter. For this reason, PLLs inevitably suffer from the above switching noise. Generally, an elaborate structure is necessary to overcome this problem. Considering this background, our goal is to solve the trade-off between the acquisition time and phase noise with a simple structure.

To overcome this trade-off and avoid the analogswitching noise, we devised a new PLL that uses a fully digital natural-frequency-switching technique. In this technique, on is controlled by switching only the division ratio of digital blocks, i.e., the reference divider and feedback divider. (Fig. 7) dynamically according to the relationship that on is inversely proportional to the square root of the division ratio. By switching only the digital blocks, we can avoid the noise caused by switching the loop filter to maintain  $\zeta$ . The switching of the division ratio leads to a variation in  $\zeta$  because  $\zeta$  is inversely proportional to the square root of the division ratio, like wn. Since the PLL characteristics (acquisition time and phase noise) strongly depend on  $\zeta$ , our PLL should be switched within a limited value of  $\zeta$ . We therefore determined  $\zeta$  according to the following policy: In the acquisition state, from the viewpoint of fast locking,  $\zeta = 1$  is generally valid [10]; in the tracking state, from the viewpoint of achieving low phase noise, 0.25 is valid. The on in the acquisition state can be five times as high as  $\omega n$  in the tracking state. We chose a fractional ratio of 25, giving  $\omega$ n priority over  $\zeta$  in the acquisition state, and a phase frequency detector input frequency of 50 kHz in the tracking state. The voltage-controlled oscillator oscillates in the frequency range from 545 to 596 MHz, which corresponds to twice the carrier frequency of a WAUN terminal. Since the double-frequency signal is convenient for making quadrature signals for the demodulator in a receiver, we use a signal with this frequency range from the oscillator. The measured acquisition time in our fully digital switching mode is compared with that in the conventional integer-N mode in Fig. 8. The acquisition time for our PLL was 110  $\mu$ s, which is about one-fifth that for the integer-N PLL. We verified that phase noise in the tracking state was not degraded. Moreover, because our PLL is digitally switched to avoid analog-switching noise, it stayed locked.

The fast-locking PLL synthesizer using the fully digital natural-frequency-switching technique overcomes the trade-off between the acquisition time and phase noise and does not suffer from analog-switching noise. With this technique, we can achieve a startup time that is much shorter than the active period Tact, which corresponds to the ideal condition mentioned in section 2. This should enable us to use a thin-film battery as the power supply in a WAUN terminal.




Fig. 8. Frequency step response of two-mode PLLs.

#### 5. Conclusion

Two key circuits techniques for WAUN terminals were presented. Because a WAUN terminal operates intermittently, the total power consumption of the terminal strongly depends on the standby leakage current and startup time of the circuits, so it is essential to minimize both. We showed that a multithreshold CMOS circuit scheme can attain sufficiently low standby leakage power of less than 1  $\mu$ W, and a fast-locking PLL circuit scheme can attain a sufficiently short startup time of about 0.1 ms. These schemes are highly effective with intermittent operation and they can extend battery life to more than 10 years, even if a coin or thin-film battery is used.

#### References

 H. Saito, M. Umehira, and M. Morikura, "Considerations of Global Ubiquitous Network Infrastructure," IEICE Trans., Vol. J88-B, No. 11, pp. 2128-2136, 2005 (in Japanese).

- [2] S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS," IEEE Journal of Solid-State Circuits, Vol. 30, No. 8, pp. 847–855, 1995.
- [3] T. Ohno, Y. Kado, M. Harada, and T. Tsuchiya, "Experimental 0.25µm-gate Fully Depleted CMOS/SIMOX Process Using a New Two-Step LOCOS Isolation Technique," IEEE Trans. on Electron Devices, Vol. 42, No. 8, pp. 1481–1486, 1995.
- [4] http://www.okisemi.com/eu/Products/RTC/ml907x.html
- [5] T. Douseki, M. Harada, and T. Tsuchiya, "Ultra-low-voltage MTC-MOS/SIMOX technology hardened to temperature variation," ScienceDirect, Solid-State Electronics, Vol. 41, No. 4, pp. 519–525, 1997.
- [6] A. Blanchard, "Phase-Locked Loops," Wiley, New York, 1976.
- [7] H. Adachi, H. Kosugi, T. Uwano, and K. Nakabe, "High-speed Frequency Switching Synthesizer Using Fractional N Phase Locked Loop," IEICE Trans. Electron., Vol. J76-C-1, No. 11, pp. 445–452, 1993 (in Japanese).
- [8] K. Woo, Y. Liu, and D. Ham, "Fast-locking PLL Synthesizer Combining Integer & Fractional Divisions," Digest of Technical papers of VLSI Symposium on VLSI Circuits, pp. 262–263, June 2007.
- [9] B. Memmler, E. Gotz, and G. Schonleber, "New fast-lock PLL for mobile GSM GPRS applications," Proc. European Solid State Circuits Conference, pp. 468–471, Sept. 2000.
- [10] F. M. Gardner, "Phaselock Techniques," Wiley, New York, 1979.



#### Mitsuru Harada

NTT Microsystem Integration Laboratories. He received the B.S. and M.S. degrees in physics from Tsukuba University, Ibaraki, and physics from Tsukuba University, Ibaraki, and the Ph.D. degree in electronic engineering from Tohoku University, Miyagi, in 1985, 1987, and 2003, respectively. He joined NTT Atsugi Elec-trical Communication Laboratories in 1990 and engaged in research on thin-film SOI devices. Since 1997, he has been researching high-speed/low-power CMOS circuits using thin-film CMOS/SOI devices.



#### Mitsuo Nakamura

MTT Microsystem Integration Laboratories. He received the B.S. degree from Tohoku University, Miyagi, and the M.S. and Ph.D. degrees from Osaka University, Osaka, in 1997, 1999, and 2003, respectively. He joined NTT Micro-system Integration Laboratories in 2003. His current research interests are low-power and high-performance ICs for wireless transceivers. He is a member of IEEE.



#### Akihiro Yamagishi

Senior Research Engineer, NTT Microsystem

Senior Research Engineer, NTT Microsystem Integration Laboratories. He received the B.E. and M.E. degrees in electrical engineering from Toyama Univer-sity, Toyama, in 1986 and 1988, respectively. He joined NTT LSI Laboratories in 1988 and engaged in R&D of frequency synthesizers ICs. He is currently engaged in R&D of LSIs for communication current. communication systems.



Kenji Suzuki NTT Microsystem Integration Laboratories. He received the B.E. and M.E. degrees in electrical and electronic engineering from Tokyo Institute of Technology, Tokyo, in 1999 and 2001, respectively. He joined NTT in 2001 and has been engaged in the architecture of wireless transceiver LSIs for low power consumption. His interests include analog and RF IC design for wireless communications for wireless communications



#### Mamoru Ugajin

Namoru Ugajin NTT Microsystem Integration Laboratories. He received the B.S., M.S., and Ph.D. degrees in applied physics from the University of Tokyo, Tokyo, in 1983, 1985 and 1996, respectively. He joined NTT in 1985, From 1985 to 1997, he worked on silicon-BIT and SiGe-HBT device technologies for high-speed digital applications at NTT LSI Laboratories. During 1992–1993, he was a Visiting Researcher at the University of Florida, Gainesville, where he worked on mod-eling and analysis of SiGe HBTs. From 1997 to 1999, he was in NTT Headquarters supporting NTT's telecommunication standardization activ ities. Since 1999, he has been engaged in circuit design for CMOS wireless transceiver ICs.



#### Yuichi Kado

Executive Manager, NTT Microsystem Integration Laboratories

gration Laboratories. He received the M.S. and Ph.D. degrees in electronics from Tohoku University, Miyagi, in 1983 and 1998, respectively. He joined Nippon Telegraph and Telephone Public Corporation (now NTT) in 1983. He is currently responsible for ubiquitous communication appliance tech-nologies at the Labs., leading the R&D projects on utralow-power network appliances subteraon ultralow-power network appliances, subtera-hertz-wave wireless communication, and intrabody communication. He is a member of IEEE.