

# Towards New Low-dimensional Semiconductor Nanostructures and New Possibilities

*Guoqiang Zhang<sup>†</sup>, Kouta Tateno, Hideki Gotoh, and Tetsuomi Sogawa*

### Abstract

This article introduces our research on the bottom-up growth of semiconductor nanowires and an advanced investigation of their optical and electrical properties. We also describe the fabrication of various novel nanostructures that will help to promote nanowire applications and open up new opportunities.

### 1. Nanoscience and nanotechnology

Nanosystems, which are defined as having dimensions and/or characteristic lengths of between 1 and 100 nm, exhibit particularly distinctive and interesting physical properties, namely quantized energy levels, Coulomb blockades, and single-electron tunneling. These phenomena occur in structures small enough for quantum mechanical effects to play an important role. The fundamental study of the phenomena that occur in these 1–100-nm-scale structures has already evolved into a new research field known as nanoscience. New knowledge obtained at the nanoscale level has led to the creation of nanodevices based on new principles, including the single-photon emitter and the single-electron transistor.

Research on nanostructures has contributed to the development of a number of current and emerging technologies in addition to assisting the progress of nanoscience. In microelectronics, *smaller* has always meant more components per chip, a faster response, lower cost, lower power consumption, and improved performance. In recent years, the miniaturization and production of microelectronic chips has been guided by a road map published by the Semiconductor

Industry Association, which predicts that the metallic interconnect width of a dynamic random access memory (DRAM) device will reach 25 nm by 2015. The trend towards miniaturization will also apply to other technologies. The study of the control, formation, and fabrication techniques used for structures with dimensions in the 1–100 nm range is known as nanotechnology. Nanotechnology is related to a broad array of disciplines, including chemistry, biology, physics, computational science, and engineering. Like information technology, nanotechnology has the potential to affect virtually every industry, from aerospace and energy to healthcare and agriculture.

### 2. One-dimensional semiconductor nanostructures and their applications

Semiconductors have provided extremely important research fields related to electronic and photonic device applications as well as to fundamental physics. Quantum mechanics is becoming very important as the semiconductor size approaches the nanoscale. One-dimensional (1D) semiconductor nanostructures such as nanotubes, nanorods, and nanowires have two dimensions smaller than 100 nm, as schematically shown in **Fig. 1**. Owing to their low dimensionality and quantum confinement phenomena, 1D nanowires

<sup>†</sup> NTT Basic Research Laboratories  
Atsugi-shi, 243-0198 Japan




Fig. 1. 3D, 2D, 1D, and 0D structures.




Fig. 2. Particle-catalyzed VLS growth mode and nanowires with multiaxial and radial heterostructures.

are expected to exhibit certain distinctive and novel properties that differ from those of conventional bulk and thin-film materials. In addition to the well-known quantization of the energy level in nanostructures, these properties appear, for example, in relation to the melting point, thermal conductivity, quantized conductance, lasing threshold, and polarization of light emitted along the longitudinal axes in 1D nanostructures.

The potential uses of these nanostructures depend strongly on their quality and controllability; namely, the position, orientation, diameter, density, chemical composition, and crystal structure must be precisely controlled. Thus, it is essential to investigate the synthesis of semiconducting nanostructures for further fundamental studies and technological applications.

### 3. Synthesis approach for 1D semiconductor nanostructures

The two principal ways of fabricating 1D semiconductor nanostructures are the top-down and bottom-

up approaches. Top-down means that the nanostructures are fabricated from bulk crystals using, for example, lithographic techniques (electron beam lithography, nanoimprinting, etc.) and selective dry and wet etching. The crucial disadvantages of the top-down approach are its high cost and the damage induced. In contrast, the bottom-up approach constructs nanostructures by self-assembly.

The vapor-liquid-solid (VLS) bottom-up approach has recently been widely used to synthesize 1D semiconductor nanostructures. A typical growth process is schematically shown in **Fig. 2**. It starts from the dissolution of gaseous reactants into metallic nanoparticles to form a metallic solution. Once the solution becomes supersaturated, a nucleus is produced; this nucleus then grows and nanowires subsequently form. A transmission electron microscopy (TEM) image of a nanowire tip is shown in **Fig. 3**, in which a gold (Au) particle and an underlying nanowire segment can be clearly seen. One can form a heterostructure by changing the source reactants. Superlattice nanowires can also be achieved by the periodic intro-

duction of different source reactants. Moreover, by choosing appropriate growth conditions, we can grow epitaxial layers on the side walls of the nanowires by using conventional vapor phase epitaxy. As a result, one can achieve both axial and radial heterostructures, and this technique can grow various novel low-dimensional nanostructures.

The nanowires grown by the VLS method are highly controllable because the nanowire size and site are directly controlled by using size-selective and site-defined metallic nanoparticles. By selecting an appropriate substrate orientation, one can grow nanowires vertically on the substrate to form a nanowire array. Scanning electron microscopy (SEM) images of a GaAs nanowire array and an InP nanowire line grown from a Au-particle pattern defined by electron beam lithography are shown in **Figs. 4(a)** and **(b)**, respectively. In contrast to **Figs. 4(a)** and **(b)**, where we used fine lithographic patterns, we tried to form a self-assembled array of Au particles aligned on the atomic steps of a Si substrate surface [1], and the successful formation of GaP nanowire arrays by Au dot arrays self-assembled on the Si atomic steps is shown in **Fig. 4(c)** [2].




Fig. 3. TEM image of nanowire tip.




Fig. 4. Side-view SEM images of (a) GaAs nanowire array, (b) InP nanowire line, and (c) GaP nanowire arrays aligned on Si atomic steps.

#### 4. Electrical and optical properties of semiconductor nanowires

Electronic and optoelectronic devices have various applications ranging from household appliances to commercial systems for communications, computing, and medical services. Given the demand for ever more compact and powerful systems, there is growing interest in the development of nanoscale devices that provide new functions and/or greatly enhanced performance. Semiconductor nanowires are emerging as a powerful class of materials that, through their controlled growth and organization, are opening up substantial opportunities for the development of novel nanoscale photonic and electronic devices. In the following, we introduce their electrical and optical properties, which could lead to diverse and exciting future applications.

InAs nanowires have become good candidates for high-speed nanoelectronics because of their high carrier mobility. We grew InAs nanowires with high crystalline quality by the Au-catalyzed VLS method, and then fabricated back-gated field-effect transistor (FET) devices. The InAs nanowires were mechanically removed from the as-grown samples and dispersed on a Si substrate covered with an insulating SiO<sub>2</sub> layer. A number of metallic contacts were formed on a single nanowire by combining electron-beam lithography and metallic deposition techniques. The corresponding SEM image of the InAs nanowire-channel FET device is shown in **Fig. 5(a)**. Typical drain current ( $I_d$ )-gate voltage ( $V_g$ ) characteristics of the device for various source-drain voltages at room temperature are shown in **Fig. 5(b)**. We can see that the back gate voltage changed the carrier concentration in the InAs nanowire channel very effectively. This indicates that the InAs nanowires function as FETs. Using the transport characteristics, we can estimate the carrier concentration and mobility of the nanowire and then obtain feedback on the growth




Fig. 5. Top-view SEM image of InAs nanowire-FET device and typical  $I_d$ - $V_g$  characteristics at various source-drain voltages.




Fig. 6. (a) Schematic diagram of nanowires with radial quantum confinement effect and (b) typical photoluminescence spectra of single nanowires grown using 20-, 10-, and 5-nm-diameter Au particles.

condition as regards doping to make nanowires with the desired electrical properties.

The optical properties of GaAs quantum nanowires embedded in AlGaAs barrier layers, which are usually formed on V-groove substrates, have been extensively studied for applications to optoelectronic devices such as quantum lasers and detectors [3]. By contrast, freestanding nanowires will provide novel and interesting physical properties because the surrounding medium (air or vacuum) has a considerably lower dielectric constant, so the electromagnetic fields are tightly confined within the nanowires. By using size-selective Au nanoparticles, we grew bare freestanding GaAs nanowires with controlled diam-

eters. We observed that a single nanowire had a uniform diameter along its axis and included very few stacking faults. If the nanowire diameter is small enough, then, in principle, quantum mechanics becomes important and the quantum confinement effect causes the luminescence peak to shift to the high energy side, as shown schematically in **Fig. 6(a)**. Indeed, photoluminescence measurements revealed a clear blue shift of the excitonic emission from single nanowires with decreasing diameter, as shown in **Fig. 6(b)** [4].

## 5. Heterostructure nanowires

Semiconductor heterostructures are extremely important in both fundamental physical research and device applications. Because they are 1D freestanding structures with nanoscale diameters, nanowires can endure significantly more strain both radially and axially than films. Heterostructures in semiconductor nanowires can therefore be formed without dislocations even in the case of materials that have a large lattice mismatch. This opens up substantial opportunities for various material combinations, including InAs/InP and GaAs/GaP. We have fabricated AlAs/GaAs/GaP heterostructure nanowires by the VLS method. A TEM image of a heterostructure nanowire and its compositional distribution are shown in **Fig. 7(a)**. Despite there being a lattice mismatch between GaAs and GaP of as high as  $\sim 4\%$ , no dislocations were introduced into the GaAs segment, as can be seen from **Fig. 7(b)** [5]. We grew the nanowire heterostructures epitaxially on a Si(111) substrate because the contact between the nanowires and the Si substrate occurs in the nanoscale region, so it can endure a high strain [6], [7]. This makes it possible to integrate III-V compound semiconductor devices into Si-based technology, leading to Si-based optoelectronic integrated circuits.

Radial composition modulation in nanowire structures provides another approach to enhanced performance and/or new functions. We have fabricated GaP/GaAs/GaP core-multishell nanowires by combining the VLS and subsequent vapor phase epitaxy




Fig. 7. TEM images of (a) nanowire with heterostructures shown inside (b) GaAs/GaP interface with high resolution, and (c) cross-sectional SEM image of InP/GaP nanowires grown on Si substrate.

growth techniques. Removal of the Au catalyst particle before shell layer growth makes it possible to form a flat top surface. A cross-sectional SEM image of the nanowire is shown on the left in **Fig. 8(a)**. We characterized the internal core-shell structure by TEM observation using a thin slice of the single nanowire shown schematically by a dashed rectangle. The figures on the right in **Fig. 8(a)** show the corresponding TEM image and three elemental mappings, from which we can clearly see the compositional distribution [8]. Moreover, by combining the radial




Fig. 8. (a) Cross-sectional SEM image, plan-view TEM images, and elemental mappings of GaP-GaAs-GaP core-shell nanowires and (b) side-view SEM image of nanotubes with air gaps.




Fig. 9. (a) Schematic diagram of lateral nanowire structure, (b) AFM image of lateral GaAs nanowires grown via Au-catalyzed VLS mode, and (c) and (d) top- and side-view AFM images of GaAs lateral nanowires grown from Au dot line indicated by white arrows.

composition modulation and selective etching techniques, we formed a 3D nanostructure with a radial air-semiconductor periodic structure. A tilt-view SEM image of nanotubes with air gaps is shown in **Fig. 8(b)**. A preliminary simulation indicates that the core-multishell nanowire structure with air gaps has a relatively strong photon confinement effect and can function as a photonic cavity [9].

## 6. Novel structure—planar nanowires

For the integration of nanowire-based devices, we need aligned nanowire arrays with vertical structures or ex-situ assembly methods that align randomly distributed nanowires into a planar array for subsequent device fabrication. However, contamination introduced during the ex-situ process may degrade device performance. The ideal way to achieve simple nanowire integration is to grow a planar nanowire array by an in-situ process. A schematic diagram of planar nanowires grown laterally on a substrate by the particle-catalyzed VLS method is shown in **Fig. 9(a)**.

We have successfully developed an approach for growing planar GaAs nanowires using the Au particle-catalyzed VLS method. An atomic force microscope (AFM) image of GaAs nanowires grown laterally on a substrate by this technique is shown in **Fig. 9(b)**. We can clearly see the particles at the nanowire tips. Further experiments indicated that the lateral nanowires could be well controlled in terms of size, site, and density. Here, we show an example of planar nanowire site-control by defining the Au particle positions by electron beam lithography. AFM images of planar nanowires grown from linearly aligned Au particles, whose initial positions are indicated by white arrows, are shown in **Figs. 9(c)** and **(d)**. Note that the Au particles moved to the nanowire tips in two directions [10]. The high controllability will allow device applications including conduction channels and optical elements. We expect the planar nanowire structure to provide new opportunities for the development of novel 3D nanostructures and highly efficient photonic devices with size- and site-controlled quantum dots.

## 7. Conclusion

We have shown that semiconductor nanowires offer many opportunities for fundamental research and for applications to nanoscale electronic and optoelectronic devices. The 1D nanoscale semiconductor structure may lead to a breakthrough in certain technological problems such as the integration of III-V compound semiconductor devices with Si-based technology. We have established a state-of-the-art nanostructure (device) fabrication technique by using a bottom-up approach and have synthesized novel nanostructures for fundamental quantum optical and transport phenomena research.

Central to our progress in the field and our future efforts at achieving applications is the rational control of the key growth parameters of the nanowires, including their chemical composition, structure, size, morphology, and doping, since it is these parameters that determine whether or not we achieve the desired device functions. Looking to the future, we believe that continued advances in our ability to control the structural/compositional complexity of nanowires will lead to unique nanoelectronic and optoelectronic circuits and systems that will help us create the technologies of the future.

## References

- [1] H. Hibino and Y. Watanabe, "Arrangement of Au-Si Alloy Islands at Atomic Steps," *Surf. Sci.*, Vol. 588, No. 1-3, pp. L233-L238, 2005.
- [2] K. Tateno, H. Hibino, H. Gotoh, and H. Nakano, "Vertical GaP Nanowires Arranged at Atomic Steps on Si(111) Substrates," *Appl. Phys. Lett.*, Vol. 89, No. 3, p. 033114, 2006.
- [3] T. Sogawa, H. Ando, S. Ando, and H. Kanbe, "Spin-polarization Spectroscopy in Rectangular GaAs Quantum Wires," *Phys. Rev. B*, Vol. 58, No. 23, pp. 15652-15659, 1998.
- [4] G. Zhang, K. Tateno, H. Sanada, T. Tawara, H. Gotoh, and H. Nakano, "Synthesis of GaAs Nanowires with Very Small Diameters and Their Optical Properties with the Radial Quantum-confinement Effect," *Appl. Phys. Lett.*, Vol. 95, No. 12, p. 123104, 2009.
- [5] G. Zhang, K. Tateno, H. Gotoh, T. Sogawa, and H. Nakano, "Structural, Compositional, and Optical Characterizations of Vertically Aligned AlAs/GaAs/GaP Heterostructure Nanowires Epitaxially Grown on Si Substrate," *Jpn. J. Appl. Phys.*, Vol. 49, p. 015001, 2010.
- [6] G. Zhang, K. Tateno, T. Sogawa, and H. Nakano, "Growth and Characterization of GaP Nanowires on Si Substrate," *J. Appl. Phys.*, Vol. 103, p. 014301, 2008.
- [7] K. Tateno, G. Zhang, and H. Nakano, "Growth of GaInAs/AlInAs Heterostructure Nanowires for Long-wavelength Photon Emission," *Nano Lett.*, Vol. 8, No. 11, pp. 3645-3650, 2008.
- [8] G. Zhang, K. Tateno, T. Sogawa, and H. Nakano, "Vertically Aligned GaP/GaAs Core-multishell Nanowires Epitaxially Grown on Si Substrate," *Appl. Phys. Exp.*, Vol. 1, p. 064003, 2008.
- [9] K. Tateno, G. Zhang, and H. Nakano, "Heterostructures in GaP-based Free-standing Nanowires on Si Substrates," *Proc. of SPIE*, Vol. 7224, p. 72240E, 2009.
- [10] G. Zhang, K. Tateno, H. Gotoh, and H. Nakano, "Parallel-aligned GaAs Nanowires with <110> Orientation Laterally Grown on [311]B Substrates via the Gold-catalyzed Vapor-liquid-solid Mode," *Nanotechnology*, Vol. 21, No. 9, p. 095607, 2010.



#### **Guoqiang Zhang**

Research Scientist, Quantum Optical Physics Research Group, Optical Science Laboratory, NTT Basic Research Laboratories.

He received the B.S. degree in electronic ceramic materials science and the M.S. degree in semiconductor physics and chemistry from Zhejiang University, P. R. China, in 1997 and 2000, respectively, and the Ph.D. degree in electronic materials science from Shizuoka University, Japan, in 2004. From 2004 to 2006, he was involved in studying the synthesis and characterization of zinc oxide nanowires and carbon nanotubes. Since joining NTT Basic Research Laboratories in 2006, he has been working on the growth and characterization of nanowire-based nanostructures, and the design, fabrication, and evaluation of novel electronic devices at the nanometer scale. He is a member of the Japan Society of Applied Physics (JSAP), the Japanese Association for Crystal Growth, and the Materials Research Society.



#### **Kouta Tateno**

Research Scientist, Quantum Optical Physics Research Group, Optical Science Laboratory, NTT Basic Research Laboratories.

He received the B.S., M.S., and Ph.D. degrees in chemistry from the University of Tokyo in 1991, 1993, and 2001, respectively. He joined NTT Opto-electronics Laboratories in 1993. His current research interests include (i) the fabrication and physics of nanostructures using semiconductor nanowires, (ii) the fabrication of optical nanodevices on Si circuits for OEICs, and (iii) the creation of various devices with small source materials and power supplies using bottom-up approaches. He is a member of JSAP.



#### **Hideki Gotoh**

Senior Research Scientist, Quantum Optical Physics Research Group, Optical Science Laboratory, NTT Basic Research Laboratories.

He received the B.S., M.S., and Ph.D. degrees in engineering from Hiroshima University in 1991, 1993, and 2000, respectively. Since joining NTT Basic Research Laboratories in 1993, he has been working on optical physics and device applications of semiconductor nanostructures. He was a visiting scientist at the University of Illinois at Urbana-Champaign in 2006. He is a member of JSAP and the Optical Society of America.



#### **Tetsuomi Sogawa**

Group Leader, Quantum Optical Physics Research Group, Optical Science Laboratory, NTT Basic Research Laboratories.

He received the B.S., M.S., and Ph.D. degrees in electrical engineering from the University of Tokyo in 1986, 1988, and 1991, respectively. From 1989 to 1990, he was a Fellow of the Japan Society for the Promotion of Science for Japanese Junior Scientists. He joined NTT in 1991. From 1999 to 2000, he was a visiting scientist at the Paul Drude Institute, Germany. From 2004 to 2006, he worked for the Council for Science and Technology Policy, Cabinet Office, Japan, as a deputy director for policy planning. His current research interests include (i) fabrication technology of low-dimensional nanostructures, (ii) optical properties of quantum dots/wires and photonic crystals, (iii) spin-related phenomena, and (iv) surface acoustic waves applied to nanostructures. He is a member of JSAP.