MAC LSI Design Technology for Optical Access Communications

Akihiko Miyazaki[†], Masami Urano, Hiroki Suto, and Kazuhiko Terada

Abstract

In this article, we explain the development process and architecture of a media access control (MAC) large-scale integrated circuit (LSI). The MAC LSI is a very important component that provides most of the functions of an optical line terminal and optical network unit, which are the main devices in an optical access system. The required functions include the passive optical network interface, buffers, bridges, and maintenance & authentication.

1. Introduction

The development of a large-scale integrated circuit (LSI) begins with the definition of requirements. For this, the specifications of the systems in which the LSI will be used must first be decided appropriately. A media access control (MAC) LSI is a very important component in an optical access system because these LSIs provide most of the functions of the optical line terminals (OLTs) and optical network units (ONUs), which are the main devices. The MAC LSI is classified as a system on a chip (SoC) because it contains a central processing unit (CPU), memory, and large-scale dedicated logic circuits. When MAC LSI development begins, many details of the service and system specifications are still undecided, so while the specifications are being decided, close communication must be kept with internal departments studying the next-generation systems. For each system function, one must decide whether it will be implemented in the LSI or by using external components. As many functions as possible should be placed in the LSI to reduce the number of external parts and hence the equipment cost. However, as the number of functions in the LSI increases, the cost of the LSI itself also increases, so a good balance must be found.

Requirements other than functionality must also be decided appropriately, including power consumption targets or performance parameters such as frame processing speed and processing time.

2. LSI design

After the LSI requirements have been decided, one must decide which of the functions are to be implemented in hardware and which in software. Generally, functions that require high performance are implemented in hardware, and ones that require a flexible configuration are done in software. For a MAC LSI, functionality must be allocated to satisfy the requirement that all input frames can be processed, without the speed dropping below the wire speed.

Once the hardware/software assignments have been decided, their designs can proceed. We try to keep the hardware design as small as possible while meeting the performance requirements, but we must also consider the following points:

- (1) Each function should be able to be modified flexibly through configuration. This is so that, for example, if standards have not been finalized at the development stage, they can be accommodated even if they do change without the hardware needing to be rebuilt.
- (2) At the beginning of development, in particular, in addition to the functions required for services, testing and debugging functions needed during

[†] NTT Microsystem Integration Laboratories Atsugi-shi, 243-0198 Japan

development should also be provided. Examples of functions of this sort are a loopback for the main signal, various counters, and internal signal monitoring functions.

The software can be categorized into components that access the hardware and those that do not, and the software design can proceed more smoothly if the hardware-accessing components are designed as application programming interfaces.

3. Coding and verification

The next part of the design is coding. For the hardware, we use a register transfer level (RTL) description with a hardware description language such as Verilog-HDL. For the software, we mainly use the C language.

Coding is followed by verification testing. Once the hardware has been built, making further changes is extremely expensive and time consuming, so testing must be done before production to eliminate as many problems as possible.

For the hardware, in addition to using logical simulation to check operations, we check some of the functions by actually running them using field programmable gate arrays (FPGAs) to emulate the hardware. Verification using FPGAs is discussed in detail in the fourth Feature Article in this issue, "Design Verification Using Field-programmable Gate Arrays for Optical Access Communications SoC" [1].

The operation of the software must ultimately be checked on the actual hardware, but as hardware and software development proceeds in parallel, the software must be tested as far as possible before the hardware is complete. For this purpose, a software model simulating the hardware is created. This is discussed in detail in the second Feature Article in this issue, "Cooperative Hardware/software Design Technology" [2].

When testing is complete, a logic-synthesis tool is used to create a netlist* from the RTL description. Once the RTL description has passed all testing, it is called the *clean file*, and a netlist created from this clean RTL description is passed to an LSI manufacturer for outsourced production.

4. MAC LSI architecture

Having given a step-by-step explanation of the LSI development process above, we now describe the architecture of the optical access communications MAC LSI.

There are several optical access methods, but as an example, we describe EPON (Ethernet passive optical network) here. There are two types of EPON [4], [5]: GE-PON (Gigabit Ethernet passive optical network) with a frame rate of 1 Gbit/s and 10G-EPON at 10 Gbit/s, but most of the following description applies to both equally. An overview of the EPON system is shown in **Fig. 1**. It is composed of an OLT, ONUs, optical fibers, and splitters. The OLT, which is usually in the provider's central office, is connected to the service network through the service node interface (SNI), and an ONU, which is usually on the user's premises, is connected to the user network through the user network interface (UNI).

The functions required by the OLT and ONU, with explanations, are given in **Table 1**. Each of these functions must be implemented either in the LSI or by using external components. For LSI implementation, each function is designed in a cluster called a functional block. The correspondence between functional blocks and these functions is shown in Table 1. The functional blocks are divided into two types: (1) functional blocks that receive, process, and transmit frames and (2) other functional blocks.

In Table 1, the dynamic bandwidth allocation (DBA) and CPU sections are of type (2) and the rest are of type (1). The MAC LSI architecture can be formed by arranging the type (1) functional blocks in the order of frame flow, and connecting type (2) blocks to the blocks that they control. Examples of OLT and ONU implementations using an LSI with this architecture are shown in **Fig. 2**. As shown clearly in Table 1 and Fig. 2, most of the functions of both OLT and ONU are implemented in the MAC LSI.

The MAC LSIs for the OLT and ONU in Fig. 2 have similar structures, but although they may share the same name for a functional block, there are differences in the functional blocks of the OLT and ONU, as described below.

- (1) Within the EPON system, multiple ONUs connect to a single OLT, so all blocks except the SERDES (serializer/deserializer), SNI, and CPU in the OLT MAC LSI must be able to handle multiple ONUs.
- (2) To implement the PON control function, the PON components of the MAC LSI for OLT and ONU must each transmit and receive control frames according to the well-defined sequence for each. The PON control function is described

Netlist: A netlist describes the connectivity of an electronic design [3].




Fig. 1. Outline of EPON system.

Function		Description	Functional block implementing the function	
			OLT	ONU
PON interface*	Optical transceiver	Converts optical signal to electric signal and vice versa.	(external component)	(external component)
	SERDES	Converts serial signal to parallel signal and vice versa.	SERDES	SERDES
	PCS	Channel coding and error correction	FEC	FEC
	PON control	Transmits and receives MPCP frames, maintains logical link, and adjusts local time for synchronization.	PON, CPU (software)	PON
DBA		Allocates bandwidth for upstream transmission.	DBA	(not applicable)
Encryption/decryption		Performs encryption and decryption.	ENC	ENC
Buffer		Temporarily buffers frames and counts accumulated frames (only in ONU).	BUF, external RAM	BUF
Bridge		Bridges between service network and PON (in OLT). Bridges between user network and PON (in ONU).	BRG	BRG
VLAN		me processing based on VLAN tags		
Priority control		Priority queuing of the frames		
SNI		Interface between service network and OLT	SNI	(not applicable)
UNI		Interface between user network and ONU	(not applicable)	UNI
Maintenance*		Transmits and receives OAM frames.	CPU (software)	CPU (software)
Authentication		Authenticates ONUs.	CPU (software)	CPU (software)

Table 1.	Functions of OLT	and ONU	and functional	blocks in MAC LSI.
----------	------------------	---------	----------------	--------------------

* IEEE802.3/IEEE802.3av compliant

BRG: bridge
ENC: encryption
FEC: forward error correction

OAM: operations, administration, and maintenance PCS: physical coding sublayer RAM: random access memory VLAN: virtual local area network




Fig. 2. Examples of MAC LSI block diagrams (top: OLT, bottom: ONU).

later.

- (3) Uplink bandwidth allocation is required only in the OLT, so only the OLT has the DBA block. Conversely, the ONU must notify the OLT of accumulated frames, so the accumulated frame calculation function is present only in the buffer (BUF) section of the ONU.
- (4) In the PON section for EPON, the downlink is a continuous signal, but the uplink is a burst-mode signal, so the ONU transmitter and the OLT receiver must support burst-mode communication. Burst-mode communication is described in detail in the fifth Feature Article "10-Gbit/s Burst-mode Receiver Integrated Circuits for Broadband Optical Access Networks" [5].

5. PON control function

The PON control function is an important function that administers the OLT-ONU links. When a new ONU connects to the PON, the PON control functions of the OLT and ONU establish a link by exchanging multipoint control protocol (MPCP) control frames in the sequence shown in **Fig. 3**. The process by which a newly connected ONU establishes a link is called *discovery*. Once discovery has been completed, MPCP control frames are exchanged periodically for link maintenance.

EPON uses time-division multiple access on the uplink, so the OLT and ONU must be synchronized, and this is also done by the PON control function. With EPON, the OLT internal clock acts as master, and ONUs are notified of the time by the transmit timestamp set in MPCP control frames. ONUs receiving this notification adjust their clocks to match. This can produce some jitter in the ONU clocks, so the ONU's PON control function must be designed not to malfunction owing to clock jitter.

6. Example of MAC LSI prototype

We have built a prototype LSI for a GE-PON ONU as described here. Details of the prototype are given in **Table 2**, and a photograph of the LSI mounted on an evaluation board is shown in **Fig. 4**.




Fig. 3. Discovery handshake message exchange.




Fig. 4. Evaluation board with MAC LSI.

Logic	4.5 M gates	Total:	
Memory	12.4 Mbit/s	90 M transistors	
Die size	9.25 mm × 9.25 mm		
Power consumption	2.2 W		

M: million

7. Conclusions and future developments

We described the development process and architecture for a MAC LSI for optical access communications and introduced a prototype of the LSI. 1-Gbit/s services using the GE-PON optical access system have been commercialized. However, the 10-Gbit/s rate for 10G-EPON has already been standardized. and even faster systems are expected in the future. LSI operation speeds are expected to increase slowly in comparison with these data transmission rates, so new architectures may be needed to handle the rising network speeds. Equipment cost reduction and power consumption control will also continue to increase in importance, so technical development be needed for their achievement. Finally, as functionality becomes more complex, the scale of LSIs needed for network-



Akihiko Miyazaki

Senior Research Engineer, Supervisor, Ubiqui-tous Interface Laboratory, NTT Microsystem Integration Laboratories.

He received the B.S. and M.S. degrees in pure and applied sciences from the University of Tokyo in 1991 and 1993, respectively. In 1993, he joined NTT LSI Laboratories, where he initially engaged in R&D of layout CAD algorithms and systems. In 2000, he moved to NTT Communications and worked on developing application-platform services for enterprise customers. In 2004, he moved to NTT Microsystem Integration Laboratories and is currently working on developing LSIs for optical access communications. He is a member of the Institute of Electronics, Information and Communication Engineers (IEICE) and the Physical Society of Japan

Masami Urano

Senior Research Engineer, Supervisor, Ubiqui-tous Interface Laboratory, NTT Microsystem Integration Laboratories.

He received the B.E. and M.E. degrees in electrical and electronics engineering from Sophia University, Tokyo, in 1984 and 1986, respectively. In 1986, he joined NTT Atsugi Electrical Communications Laboratories, where he initially engaged in R&D of the circuit and layout design technology of semi-custom logic LSIs. Since 2005, he has been engaged in R&D of the circuit design technology of Optical Access Communication LSIs. He is a member of IEICE.

ing will continue to increase, so design technology and tools to handle larger-scale LSIs will also need to be developed.

References

R. Kusaba, S. Yasuda, K. Kawai, T. Kawamura, and S. Oteru, "Design [1] Verification Using Field-programmable Gate Arrays for Optical Access Communications SoC," NTT Technical Review, Vol. 9, No. 3, 2011. https://www.ntt-review.jp/archive/ntttechnical.php?contents=ntr2011

03fa4.html

- [2] T. Aoki, T. Ohtsuka, K. Yamazaki, S. Onishi, and A. Onozawa, "Cooperative Hardware/software Design Technology," NTT Technical Review, Vol. 9, No. 3, 2011. https://www.ntt-review.jp/archive/ntttechnical.php?contents=ntr2011 03fa2.html
- [3] Netlist. http://en.wikipedia.org/wiki/Netlist
- Technical Fundamentals Lecture: "GE-PON Technology, No. 1 to No. [4] 5," NTT Technical Journal, Vol. 17, No. 8-12, 2005 (in Japanese). http://www.ntt.co.jp/journal/0508/files/jn200508071.pdf http://www.ntt.co.jp/journal/0509/files/jn200509091.pdf http://www.ntt.co.jp/journal/0510/files/jn200510067.pdf http://www.ntt.co.jp/journal/0511/files/jn200511059.pdf http://www.ntt.co.jp/journal/0512/files/jn200512051.pdf
- K. Kumozaki, "Optical Access Systems: Present State and Future [5] Directions," NTT Technical Review, Vol. 6, No. 5, 2008. https://www.ntt-review.jp/archive/ntttechnical.php?contents=ntr2008 05sf2.html
- [6] M. Nogawa, H. Katsurai, M. Nakamura, H. Kamitsuna, and Y. Ohtomo, "10-Gbit/s Burst-mode Receiver Integrated Circuits for Broadband Optical Access Networks," NTT Technical Review, Vol. 9, No. 3 2011

https://www.ntt-review.jp/archive/ntttechnical.php?contents=ntr2011 03fa5.html





Hiroki Suto

Senior Research Engineer, Ubiquitous Inter-face Laboratory, NTT Microsystem Integration Laboratories.

He received the B.E. and M.E. degrees in applied physics from the University of Tokyo in 1983 and 1985, respectively. He joined NTT Atsugi Electrical Communications Laboratories in 1985. Since then, he has been engaged in R&D of GaAs and Si integrated circuit design for highspeed and broadband applications. He is a member of IEICE.

Kazuhiko Terada

Senior Research Engineer, Ubiquitous Interface Laboratory, NTT Microsystem Integration Laboratories

He received the B.E. and M.E. degrees in electrical and electronic engineering from Kyoto University in 1997 and 1999, respectively. In 1999, he joined NTT Network Innovation Laboratories, where he engaged in R&D of WAN interfaces based on 1- and 10-Gbit/s Ethernet technologies. He is currently studying powerreduction technologies for next-generation optical access. He is a member of IEICE.