

Cryptographic Circuit Technology Consisting of Optical Logic Gates

Junko Takahashi, Koji Chida, Kimihiro Yamakoshi, Shota Kita, and Akihiko Shinya

Abstract

With the progress in nanophotonics, miniature optical devices have been fabricated and the research and development of optical logic gates has become active. We are researching cryptographic circuits consisting of optical logic gates for use in data encryption and authentication in optical computing and optical information communications on the All-Photonics Network, a key element of the Innovative Optical and Wireless Network. In this article, we introduce methods of implementing cryptographic circuits using optical logic gates for the Advanced Encryption Standard, which is one of the de facto standard algorithms.

Keywords: All-Photonics Network, optical logic gate, cryptographic circuit

1. Optical computational operations on the All-Photonics Network information-processing platform

Targeting the All-Photonics Network (APN) information-processing platform, a key element of the Innovative Optical and Wireless Network (IOWN), we aim to achieve low-power, high-quality, large-capacity, and low-latency information processing by introducing optical technology from the communications network and communications platform up to terminal devices. While data processing on conventional network equipment and computational operations on terminal devices had been executed on electronic circuits, the use of optical technology in such equipment and devices on the APN information-processing platform should improve processing and operation performance. Optical circuits consisting of optical logic gates to enable logical operations constitute one example of optical technology. It has been shown, for example, that optical circuits can be used for the computational operations required by learning algorithms in the field of deep learning and that low-latency and low-power operations can be achieved [1].

2. Optical cryptographic circuit technology

On the APN information-processing platform, optical circuits will be used to achieve various types of dedicated hardware to improve computing performance. Therefore, optical circuits will also be used to implement dedicated cryptographic hardware required for ensuring the safety of this platform. It is also desirable for the circuits to be designed to suppress delay and power consumption so that cryptographic operations will not result in overall performance bottleneck. Taking this into account, we have been researching optical cryptographic circuits that can execute encryption and authentication operations by optical signals. In this section, we introduce methods for implementing the Advanced Encryption Standard (AES) by optical circuits.

2.1 AES encryption scheme

AES is a block cipher with a 128-bit block length. Key length may be selected from 128, 192, or 256 bits [2]. Here, 128 bits of intermediate values called a “state” are represented by a 4×4 matrix with each element consisting of 8 bits. Repeated application of a round function—the basic structure of encryption—to the state outputs the ciphertext. The round function




Fig. 1. MZI switch and its operation.

consists of SubBytes, which is a nonlinear operation, ShiftRows and MixColumns, which are linear operations, and AddRoundKey, which combines the state and key. This section focuses on SubBytes and MixColumns as the main operations of AES and introduces methods for achieving these operations by optical circuits.

2.2 Implementing SubBytes by optical logic gates

The SubBytes operation converts each byte to another byte on the basis of a substitution box (S-box) table determined from specifications. The S-box table is an 8-bit input/output nonlinear conversion. Given a set of 8 bits as input, the operation references the table to obtain an 8-bit output value. For example, the S-box output for an input value of 0xf0 would be 0x8c (input/output values are expressed in hexadecimal numbers).

This type of conversion based on a table can be implemented using a Mach-Zehnder interferometer optical switch (MZI switch), which is a type of optical logic gate. As shown in **Fig. 1(a)**, an MZI switch consists of optical couplers and a phase shifter. Applying a voltage to the path embedded in the phase shifter can change the refractive index of the optical waveguide, thus changing the phase difference between the two paths. This enables the MZI switch to operate as a switch that changes the optical pathway. In **Fig. 1(b)**, for example, when inputting light into the upper path and applying a voltage to the path embedded in the phase shifter (corresponding to elec-

trical signal "1"), the optical signal travels straight ahead resulting in output from the upper path. However, when not applying a voltage (corresponding to electrical signal "0"), the optical signal crosses over to the lower path resulting in output from that path.

We devised a method for implementing table conversion that outputs a 1-bit optical signal against 8 input bits. This is accomplished by interconnecting a number of MZI switches in accordance with the number of input bits in table conversion and switching paths (**Fig. 2**). In **Fig. 2**, the method prepares 256 ($= 2^8$) optical signals branched from a single optical source in which each optical signal is set to "light on" (corresponding to an optical signal of bit "1") or "light off" (corresponding to an optical signal of bit "0"). The method then passes light through the MZI switches while selecting paths in accordance with the 8-bit input (x_1, x_2, \dots, x_8) and finally selects and outputs one optical signal. This method achieves table conversion that outputs a 1-bit optical signal against an 8-bit input using MZI switches.

Interconnecting multiple MZI switches, as described above, and appropriately setting the 256 optical signals makes it possible to configure an S-box table. Input to the S-box table is set as MZI input (electrical signals) and output of the S-box table is set as an optical signal. For example, if the least significant bit of each of the 256 values of the S-box table is set as an optical signal, then the least significant bit of the S-box table output with respect to the 8-bit input (x_1, x_2, \dots, x_8) can be obtained. In the same




Fig. 2. Method of implementing table conversion using MZI switches.

(a)

$$\begin{pmatrix} Y_1 \\ Y_2 \\ Y_3 \\ Y_4 \end{pmatrix} = \begin{pmatrix} 02 & 03 & 01 & 01 \\ 01 & 02 & 03 & 01 \\ 01 & 01 & 02 & 03 \\ 03 & 01 & 01 & 02 \end{pmatrix} \begin{pmatrix} X_1 \\ X_2 \\ X_3 \\ X_4 \end{pmatrix}$$

(b)

$$Y_1 = \{02\} \bullet X_1 \oplus \{03\} \bullet X_2 \oplus X_3 \oplus X_4 \cdots (1)$$

Legend:
 \oplus : Exclusive OR (XOR)
 \bullet : Multiplication

Fig. 3. Configuration of MixColumns in AES.

manner, if the n th bit ($n = 1, \dots, 7$) of each of the 256 values of the S-box table output is set as an optical signal, the n th bit of the S-box table output with respect to the 8-bit input can be obtained.

To obtain 8 bits of S-box table output, the above processing can be repeated 8 times by time division multiplexing or 8 instances of the circuit in Fig. 2 can be implemented in parallel. For optical signals, it is also possible to calculate 8 bits of S-box table output using only one instance of the circuit in Fig. 2 by multiplexing eight wavelengths and deriving the n th bit of the S-box table for each wavelength.

2.3 Implementing MixColumns by optical logic gates

As shown in Fig. 3(a), the MixColumns operation is defined as the multiplication of a fixed matrix and the state (where X and Y indicate 8-bit values). On calculating this matrix equation, each 8-bit output can be expressed using Eq. (1) shown in Fig. 3(b) (only Y_1 is shown in the figure). Furthermore, in carrying out these multiplications, Eq. (1) can be expressed as five 5-bit exclusive OR (XOR) operations (an XOR operation with 5 input bits and 1 output bit) and three 7-bit XOR operations (an XOR operation with 7




Fig. 4. XOR operation using a Y-gate.

input bits and 1 output bit) [2]. To give an example, we present a method for configuring a 7-bit XOR operation by optical logic gates. A 5-bit XOR operation can be configured in the same manner.

A Y-gate is an optical device that can execute an XOR operation [3]. A Y-gate superposes two input optical signals at a junction point where they meet. An XOR operation or OR operation can be achieved using the property that an optical signal is a “wave” having amplitude and phase, which results in operations approximately 300 times faster than those with electrical logic gates [3].

The principle of an XOR operation by a Y-gate is shown in **Fig. 4**. This Y-gate inputs two optical signals (input optical signal A and input optical signal B) of equivalent amplitude having a phase difference of 180° . In Fig. 4, “—” indicates a state in which the amplitude of the input optical signal is 0, that is, a state in which there is no input optical signal. These two optical signals are input into the Y-gate and the magnitude of the output optical signal is determined. In case (4) in Fig. 4, for example, the two input optical signals have equivalent amplitude but a phase difference of 180° with the result that the signals cancel each other out, making the amplitude of the output signal 0. Therefore, if we assign bit “0” to the state in which the amplitude is 0 and bit “1” to the state in which the magnitude of the amplitude is essentially the same as that of the input optical signal, an XOR logical operation can be executed, as shown

by the bit values of the output optical signal in the figure. In other words, an XOR operation can be achieved using a Y-gate by limiting the two input optical signals to a phase difference of 180° .

However, while executing a 7-bit XOR operation would involve the connecting of multiple Y-gates, taking the results of XOR operations as the input of the next XOR operation means that the phase difference of the two input optical signals of each Y-gate would not necessarily be 180° . (For example, when executing a 4-bit XOR operation ($a \oplus b \oplus c \oplus d$), the result of the XOR operation between a and b and that between c and d could both be the output of case (2), and those results would then be input to another XOR operation.) There is therefore a need for an operation that can change the phase difference of the two input optical signals to each Y-gate depending on operation results. Such an operation, however, would increase delay and power consumption.

To eliminate this need for converting phase during operations, we devised a method that operates on the input to a Y-gate as optical signals having the same phase and corrects the output result by threshold processing at the end of the operations. This method is outlined in **Fig. 5**. It consists of Y-gate superposition and threshold processing within an optical detector. Y-gate superposition adds up optical-signal amplitudes using a total of 7 Y-gates (since there are 7 input signals, the amplitude of the 8th input is taken to be “0” (light off)). Threshold processing, however, uses




Fig. 5. Method for implementing a 7-bit-input/1-bit-output XOR operation.


the fact that the greater the number of optical signals with non-zero amplitudes from among the input optical signals ($x_1, x_2, x_3, x_4, x_5, x_6, x_7$), the larger the amplitude of the output optical signal. It detects the magnitude of this amplitude to determine the output bit. On detecting no output signal (light off) or an amplitude that is an even multiple (2, 4, or 6 times as large) of the amplitude of the input signals, the output result is determined to be bit “0”, and on detecting an amplitude that is an odd multiple (1, 3, 5, or 7 times as large) of the amplitude of the input signals, the output result is determined to be bit “1”. This method enables XOR operations without having to convert the phase of input optical signals at every Y-gate operation. It also enables the processing of Y-gate output to be decreased from 7 times (the number of Y-gate outputs) to 1 time (only at the time of threshold processing).

If we let the 7-bit XOR and 5-bit XOR operations calculated from Eq. (1) in Fig. 3(b) correspond to the operation method shown in Fig. 5, one bit of Y_1 can be calculated. As with the SubBytes implementations, the calculation of Y_1 (8 bits) can be implemented by either of three methods: time division multiplexing, using multiple operation circuits, or multi-

plexing wavelengths in one operation circuit.

3. Future developments

We devised methods for implementing AES encryption circuits using optical logic gates. Going forward, ensuring safety on the APN information-processing platform will require an optical security accelerator that implements security technologies by optical circuits for logical operations, authentication, etc. through a variety of encryption schemes. This type of accelerator is considered a constituent of photonic disaggregated computing [4], a type of architecture supporting the APN information-processing platform shown in Fig. 6. The central processing unit, memory, and other types of devices had been confined to servers, but photonic disaggregated computing is a new architecture that can be treated as computers on a rack or a datacenter scale by connecting and distributing those devices over a high-speed optical network. An optical security accelerator will lead to a safe photonic disaggregated computing platform and the provision of safe smart services on that platform. To achieve a low-latency and low-power optical security accelerator, we will continue our



Source: N. Shibutani, "NTT's Growth Strategy from the Perspective of CTO," NTT IR DAY 2020 (2020).

Fig. 6. APN information-processing platform equipped with optical security accelerators.

research on new schemes for implementing encryption and authentication processes by taking advantage of optical characteristics. Therefore, we wish to contribute to the deployment of a safe IOWN.

References

- [1] J. Peng, Y. Alkabani, S. Sun, V. J. Sorger, and T. El-Ghazawi, "DNNARA: A Deep Neural Network Accelerator using Residue," Arithmetic and Integrated, ICPP 20: 49th International Conference on Parallel Processing - ICPP, No. 61, pp. 1–11, (2020).
- [2] National Institute of Standards and Technology (NIST), "Announcing the ADVANCED ENCRYPTION STANDARD (AES)," Federal Information Processing Standards Publication 197, 2001.
- [3] S. Kita, K. Nozaki, K. Takata, A. Shinya, and M. Notomi, "Ultrashort Low-loss Ψ Gates for Linear Optical Logic on Si Photonics Platform," Commun. Phys., Vol. 3, Article number: 33, pp. 1–8, 2020.
- [4] A. Okada, S. Kihara, and Y. Okazaki, "Disaggregated Computing, the Basis of IOWN," NTT Technical Review, Vol. 19, No. 7, pp. 52–57, July 2021.
<https://ntt-review.jp/archive/ntttechnical.php?contents=ntr202107fa7.html>



Junko Takahashi

Senior Researcher, Information Security Technology Research Project, NTT Social Informatics Laboratories.

She received a B.S. and M.S. in physics from Waseda University, Tokyo, in 2004 and 2006, and Ph.D. in engineering from the University of Electro-Communications, Tokyo, in 2012. She joined NTT Information Sharing Platform Laboratories in 2006. She has studied hardware security such as side-channel analysis and automotive security and has been studying security of optical circuits. She is a member of the Institute of Electronics, Information and Communication Engineers (IEICE) and Information Processing Society of Japan (IPSJ). She has been a member of technical committee on hardware security in the IEICE and special interest group on system architecture in the IPSJ. She was awarded the 2008 Symposium on Cryptography and Information Security (SCIS) paper prize, and her paper in Journal of Information Processing Vol. 25 was selected as a specially selected paper from the IPSJ in 2017. She also received best paper awards from international conferences such as the International Conference on Information and Communications Security (ICICS) 2020 and International Workshop on Security (IWSEC) 2020.



Koji Chida

Senior Research Engineer, Supervisor, Information Security Technology Research Project, NTT Social Informatics Laboratories.

He received a B.S., M.S., and Dr.Eng. from Waseda University, Tokyo, in 1998, 2000, and 2006. Since 2000, he has been engaged in research on cryptography and privacy-enhancing technologies at NTT. He is a member of IEICE and IPSJ. He received the IPSJ Best Paper Award in 2012.



Kimihiro Yamakoshi

Senior Research Engineer, Information Security Technology Research Project, NTT Social Informatics Laboratories.


He received a B.E. in physics from Waseda University, Tokyo, in 1988 and M.E. in physics from Tokyo Institute of Technology in 1990. He joined NTT in 1990 and engaged in research and development (R&D) of LSI (large-scale integrated circuit) design and high-speed network switching systems. In 2004, he moved to NTT Cyber Communications Laboratory Group, where he researched IC-card security technology including measures against side-channel attacks. In 2007, he moved to NTT Microsystem Integration Laboratories and engaged in R&D of low-power wireless ubiquitous terminals. He is currently investigating an information security technology for IOWN.



Shota Kita

Senior Researcher, Photonic Nanostructure Research Group of NTT Basic Research Laboratories and NTT Nanophotonics Center.

He received a B.E., M.E., and Ph.D. in engineering from Yokohama National University in 2007, 2009, and 2012. He was a postdoc researcher in Loncar's group at Harvard University, USA, for 3 years. He returned to Japan and joined Notomi's group at NTT Basic Research Laboratories, where he is investigating nanophotonic devices and circuits. His interests are in silicon photonic-based nanofabrication and packaging technologies. He received the Poster Presentation Award at the International Nano-Optoelectronics Workshop (iNOW) 2009 and Young Scientist Presentation Award from the Japan Society of Applied Physics (JSAP) in 2010. He is a member of JSAP, IEICE, and Optical Society (OSA).



Akihiko Shinya

Group Leader, Senior Research Scientist, Supervisor, Photonic Nanostructure Research Group of NTT Basic Research Laboratories and NTT Nanophotonics Center.

He received a B.E., M.E., and Ph.D. in electrical engineering from Tokushima University in 1994, 1996, and 1999. In 1999, he joined NTT Basic Research Laboratories, where he has been engaged in R&D of photonic crystal devices. He is a member of JSAP and the Laser Society of Japan.